MSMPS packet scheduling algorithm for VOQ switches

Authors:
Grzegorz Danilewicz;Marcin Dziuba
Affiliations:
Poznan University of Technology, Poznań, Poland, Grzegorz Danilewicz, Marcin Dziuba;Poznan University of Technology, Poznań, Poland, Grzegorz Danilewicz, Marcin Dziuba
Venue:
Proceedings of the 24th International Teletraffic Congress
Year:
2012

Citing 5
Cited 0

High-performance multi-queue buffers for VLSI communications switches

ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
High-speed switch scheduling for local-area networks

ACM Transactions on Computer Systems (TOCS)
The iSLIP scheduling algorithm for input-queued switches

IEEE/ACM Transactions on Networking (TON)
An Implementable Parallel Scheduler for Input-Queued Switches

IEEE Micro
High Performance Switches and Routers

High Performance Switches and Routers

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present Maximal Size Matching with Permanent Selection (MSMPS) algorithm [1] which is responsibilities for circuit switching control. We discussed the general algorithm rules and circuit switching architecture which was used in our research. This switch architecture uses Virtual Output Queues (VOQ) for buffering incoming packets. MSMPS algorithm based on permanent connections between inputs and outputs. Simulations confirm that for large load our algorithm provides better efficiency than other algorithms.