An efficient deterministic record-replay with separate dependencies

Authors:
Zhu Suxia;Ji Zhenzhou;Wang Qing
Affiliations:
School of Computer Science and Technology, Harbin Institute of Technology, Harbin, China;School of Computer Science and Technology, Harbin Institute of Technology, Harbin, China;School of Computer Science and Technology, Harbin Institute of Technology, Harbin, China
Venue:
Computers and Electrical Engineering
Year:
2013

Citing 15
Cited 0

A bibliography of parallel debuggers, 1993 edition

PADD '93 Proceedings of the 1993 ACM/ONR workshop on Parallel and distributed debugging
Optimal tracing and replay for debugging shared-memory parallel programs

PADD '93 Proceedings of the 1993 ACM/ONR workshop on Parallel and distributed debugging
The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
A "flight data recorder" for enabling full-system multiprocessor deterministic replay

Proceedings of the 30th annual international symposium on Computer architecture
ReVirt: enabling intrusion analysis through virtual-machine logging and replay

OSDI '02 Proceedings of the 5th symposium on Operating systems design and implementationCopyright restrictions prevent ACM from being able to make the PDFs for this conference available for downloading
Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset

ACM SIGARCH Computer Architecture News - Special issue: dasCMP'05
ExtraVirt: detecting and recovering from transient processor faults

Proceedings of the twentieth ACM symposium on Operating systems principles
A regulated transitive reduction (RTR) for longer memory race recording

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Recording shared memory dependencies using strata

Proceedings of the 12th international conference on Architectural support for programming languages and operating systems
Flashback: a lightweight extension for rollback and deterministic replay for software debugging

ATEC '04 Proceedings of the annual conference on USENIX Annual Technical Conference
Implementing Signatures for Transactional Memory

Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
Rerun: Exploiting Episodes for Lightweight Memory Race Recording

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Ef?ciently

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Architecting a chunk-based memory race recorder in modern CMPs

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Timetraveler: exploiting acyclic races for optimizing memory race recording

Proceedings of the 37th annual international symposium on Computer architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Shared-memory multithreaded programs running on chip multiprocessors (CMPs) tend to be nondeterministic. Two-phase deterministic record-replay is an effective approach to resolve this problem. This paper proposes an efficient separate memory race record-replay (SMRR) based on point-to-point logging approach. During recording, SMRR logs predecessors and successors of memory races separately and uses an optimized log entry format for each log entry, achieving small log size and low bandwidth overhead. During replay, SMRR actively produces wakeup messages to trigger stalled successors in time, achieving low communication overhead and fast replay speed. The simulation shows that SMRR writes a small memory race log for SPLASH-2 and PARSEC workloads, and has good scalability in log size. More importantly, SMRR can achieve the lowest bandwidth overhead in the recording phase, and a replay speed within 1-18% of the native execution speed without record-replay.