801 storage: architecture and programming
ACM Transactions on Computer Systems (TOCS)
Computer
BYTE
MIPS RISC architectures
Architecture support for single address space operating systems
ASPLOS V Proceedings of the fifth international conference on Architectural support for programming languages and operating systems
Communications of the ACM
Architectural support for translation table management in large address space machines
ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
The design and implementation of the 4.4BSD operating system
The design and implementation of the 4.4BSD operating system
A Micro-Kernel Architecture for Next Generation Processor
Proceedings of the Workshop on Micro-kernels and Other Kernel Architectures
Hi-index | 0.00 |
Operating systems employ virtual memory mechanism to provide large address space for programs. The efficiency of the virtual address translation plays an important role in determining system performance. In conventional virtual memory management systems, both the forward-mapped page table scheme and inverted page table scheme are widely used to organize the page tables that record translation data. These two schemes work well for 32-bit architectures, but not for wide address (64-bit) architectures. These two schemes either needs long translation time or incurs large memory overhead when translating wide virtual address. To cope with this problem, we propose a hybrid scheme to accelerate wide virtual address translation.