Virtual address translation for wide-address architectures

  • Authors:
  • Ing-Jye Shyu;Shiuh-Pyng Shieh

  • Affiliations:
  • Department of Computer Science and Information Engineering, National Chiao Tung University, Hsinchu, Taiwan 30050, R.O.C.;Department of Computer Science and Information Engineering, National Chiao Tung University, Hsinchu, Taiwan 30050, R.O.C.

  • Venue:
  • ACM SIGOPS Operating Systems Review
  • Year:
  • 1995

Quantified Score

Hi-index 0.00

Visualization

Abstract

Operating systems employ virtual memory mechanism to provide large address space for programs. The efficiency of the virtual address translation plays an important role in determining system performance. In conventional virtual memory management systems, both the forward-mapped page table scheme and inverted page table scheme are widely used to organize the page tables that record translation data. These two schemes work well for 32-bit architectures, but not for wide address (64-bit) architectures. These two schemes either needs long translation time or incurs large memory overhead when translating wide virtual address. To cope with this problem, we propose a hybrid scheme to accelerate wide virtual address translation.