A new model for the performance evaluation of synchronous circuit switched multistage interconnection networks

Authors:
C. Y. Roger Chen;Shuo-Hsien Hsiao;Abdulaziz S. Almazyad
Affiliations:
Department of Electrical and Computer Engineering, Syracuse University, Syracuse, NY;Advanced Workstations & Systems IBM, Austin, TX;Department of Electrical and Computer Engineering, Syracuse University, Syracuse, NY
Venue:
IEEE/ACM Transactions on Networking (TON)
Year:
1995

Citing 7
Cited 0

Performance of unbuffered shuffle-exchange networks

IEEE Transactions on Computers - The MIT Press scientific computation series
Performance Evaluation of Nonrectangular Multistage Interconnection Networks

IEEE Transactions on Computers
Performance Analysis of Multistage Interconnection Networks with Hierarchical Requesting Model

IEEE Transactions on Computers
Performance of Multiprocessor Interconnection Networks

Computer
Interference in multiprocessor computer systems with interleaved memory

Communications of the ACM
Probabilistic analysis of a crossbar switch

ISCA '82 Proceedings of the 9th annual symposium on Computer Architecture
Performance analysis of circuit switching, baseline interconnection networks

ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract