A formalization of a subset of VHDL in the Boyer-Moore logic

• Authors:

• David M. Russinoff

• Affiliations:

• -

• Venue:
• Formal Methods in System Design - Special issue on VHDL semantics
• Year:
• 1995