Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors

Authors:
Bharathwaj Raghunathan;Yatish Turakhia;Siddharth Garg;Diana Marculescu
Affiliations:
University of Waterloo, Waterloo, ON;Indian Institute of Technology Bombay, Mumbai, India;University of Waterloo, Waterloo, ON;Carnegie Mellon University, Pittsburgh, PA
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2013

Citing 13
Cited 1

The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Characterizing chip-multiprocessor variability-tolerance

Proceedings of the 45th annual Design Automation Conference
The PARSEC benchmark suite: characterization and architectural implications

Proceedings of the 17th international conference on Parallel architectures and compilation techniques
HASS: a scheduler for heterogeneous multicore systems

ACM SIGOPS Operating Systems Review
Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating

Proceedings of the 46th Annual Design Automation Conference
The BubbleWrap many-core: popping cores for sequential acceleration

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future

IEEE Micro
Dark silicon and the end of multicore scaling

Proceedings of the 38th annual international symposium on Computer architecture
Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation

Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis
Robust Extraction of Spatial Correlation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Exploiting process variability in voltage/frequency control

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

HaDeS: architectural synthesis for heterogeneous dark silicon chip multi-processors

Proceedings of the 50th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

It is projected that increasing on-chip integration with technology scaling will lead to the so-called dark silicon era in which more transistors are available on a chip than can be simultaneously powered on. It is conventionally assumed that the dark silicon will be provisioned with heterogeneous resources, for example dedicated hardware accelerators. In this paper we challenge the conventional assumption and build a case for homogeneous dark silicon CMPs that exploit the inherent variations in process parameters that exist in scaled technologies to offer increased performance. Since process variations result in core-to-core variations in power and frequency, the idea is to cherry pick the best subset of cores for an application so as to maximize performance within the power budget. To this end, we propose a polynomial time algorithm for optimal core selection, thread mapping and frequency assignment for a large class of multi-threaded applications. Our experimental results based on the Sniper multi-core simulator show that up to 22% and 30% performance improvement is observed for homogeneous CMPs with 33% and 50% dark silicon, respectively.