Improving fault tolerance utilizing hardware-software-co-synthesis

Authors:
Heinz Riener;Stefan Frehse;Görschwin Fey
Affiliations:
University of Bremen, Germany;University of Bremen, Germany;University of Bremen, Germany and Institute of Space Systems, German Aerospace Center, Germany
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2013

Citing 11
Cited 0

Fault-tolerant computer system design

Fault-tolerant computer system design
Experiments of the effectiveness of dataflow- and controlflow-based test adequacy criteria

ICSE '94 Proceedings of the 16th international conference on Software engineering
LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation

Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization
Basic Concepts and Taxonomy of Dependable and Secure Computing

IEEE Transactions on Dependable and Secure Computing
SWIFT: Software Implemented Fault Tolerance

Proceedings of the international symposium on Code generation and optimization
Supporting Controlled Experimentation with Testing Techniques: An Infrastructure and its Potential Impact

Empirical Software Engineering
Fault Tolerance by Design Diversity: Concepts and Experiments

Computer
Z3: an efficient SMT solver

TACAS'08/ETAPS'08 Proceedings of the Theory and practice of software, 14th international conference on Tools and algorithms for the construction and analysis of systems
Effective Robustness Analysis Using Bounded Model Checking Techniques

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
FAuST: a framework for formal verification, automated debugging, and software test generation

SPIN'12 Proceedings of the 19th international conference on Model Checking Software
Soft Error Issues with Scaling Technologies

ATS '12 Proceedings of the 2012 IEEE 21st Asian Test Symposium

Quantified Score

Hi-index	0.00

Visualization

Abstract

Embedded systems consist of hardware and software and are ubiquitous in safety-critical and mission-critical fields. The increasing integration density of modern, digital circuits causes an increasing vulnerability of embedded systems to transient faults. Techniques to improve the fault tolerance are often either implemented in hardware or in software. In this paper, we focus on synthesis techniques to improve the fault tolerance of embedded systems considering hardware and software. A greedy algorithm is presented which iteratively assesses the fault tolerance of a processor-based system and decides which components of the system have to be hardened choosing from a set of existing techniques. We evaluate the algorithm in a simple case study using a Traffic Collision Avoidance System (TCAS).