Low voltage and low power divide-by-2/3 counter design using pass transistor logic circuit technique

Authors:
Yin-Tsung Hwang;Jin-Fa Lin
Affiliations:
Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan;Department of Information and Communication Engineering, Chaoyang University of Technology, Taichung, Taiwan
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2012

Citing 2
Cited 0

Extended TSPC structures with double input/output data throughput for gigahertz CMOS circuit design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design and analysis of ultra low power true single phase clock CMOS 2/3 prescaler

IEEE Transactions on Circuits and Systems Part I: Regular Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

An extended true-single-phase-clock (E-TSPC) based divide-by-2/3 counter design for low supply voltage and low power consumption applications is presented. By using a wired OR scheme; only one transistor is needed to implement both the counting logic and the mode selection control. This can enhance the working frequency of the counter due to a reduced critical path between the E-TSPC flip flops (FFs). Since the number of transistor stacking between the power rails is kept at merely two, the proposed design is sustainable to low VDD operations (531 MHz at 0.6 VDD) for the power saving purpose. Simulation results show that compared with two classic E-TSPC based designs in 0.18 µm process technology, as much as 16.4% in operation speed and 39% in power-delay-product can be achieved by the proposed design.