FPGA implementation of a novel DCT architecture reducing constant cosine terms

Authors:
Santanu Pal;Amitabha Sinha;Pijush Biswas
Affiliations:
West Bengal University of Technology, Kolkata, India;West Bengal University of Technology, Kolkata, India;West Bengal University of Technology, Kolkata, India
Venue:
ACM SIGARCH Computer Architecture News
Year:
2013

Citing 3
Cited 0

Computer Architecture and Organization

Computer Architecture and Organization
A Systolic Memory Architecture for Fast Codebook Design based on MMPDCL Algorithm

ITCC '04 Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC'04) Volume 2 - Volume 2
A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new scalable architecture for Discrete Cosine Transform (DCT). In contrast to the conventional DCT architecture, the proposed architecture reduces the number of constant cosine terms using the matrix transposition and symmetry property. This in turn, considerably reduces the computation time. The architecture is scalable and it can be extended to support any transform length. The architecture was validated on Xilinx Vertex-4 FPGA.