Quantifying the impact of frequency scaling on the energy efficiency of the single-chip cloud computer

Authors:
Andrea Bartolini;MohammadSadegh Sadri;John-Nicholas Furst;Ayse Kivilcim Coskun;Luca Benini
Affiliations:
University of Bologna, DEIS - Bologna, Italy;University of Bologna, DEIS - Bologna, Italy;Boston University, Boston, MA;Boston University, Boston, MA;University of Bologna, DEIS - Bologna, Italy
Venue:
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2012

Citing 14
Cited 0

Dynamic voltage and frequency scaling based on workload decomposition

Proceedings of the 2004 international symposium on Low power electronics and design
Vertigo: automatic performance-setting for Linux

OSDI '02 Proceedings of the 5th symposium on Operating systems design and implementationCopyright restrictions prevent ACM from being able to make the PDFs for this conference available for downloading
Just In Time Dynamic Voltage Scaling: Exploiting Inter-Node Slack to Save Energy in MPI Programs

SC '05 Proceedings of the 2005 ACM/IEEE conference on Supercomputing
IPC Considered Harmful for Multiprocessor Workloads

IEEE Micro
Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Dynamic voltage frequency scaling for multi-tasking systems using online learning

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat

HPCA '07 Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture
Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors

Proceedings of the 36th annual international symposium on Computer architecture
Interval-based models for run-time DVFS orchestration in superscalar processors

Proceedings of the 7th ACM international conference on Computing frontiers
Supervised learning based power management for multicore processors

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
CPM in CMPs: Coordinated Power Management in Chip-Multiprocessors

Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis
Light-weight communications on Intel's single-chip cloud computer processor

ACM SIGOPS Operating Systems Review
Scalable power control for many-core architectures running multi-threaded applications

Proceedings of the 38th annual international symposium on Computer architecture
A system level approach to multi-core thermal sensors calibration

PATMOS'11 Proceedings of the 21st international conference on Integrated circuit and system design: power and timing modeling, optimization, and simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Dynamic frequency and voltage scaling (DVFS) techniques have been widely used for meeting energy constraints. Single-chip many-core systems bring new challenges owing to the large number of operating points and the shift to message passing interface (MPI) from shared memory communication. DVFS, however, has been mostly studied on single-chip systems with one or few cores, without considering the impact of the communication among cores. This paper evaluates the impact of frequency scaling on the performance and power of many-core systems with MPI. We conduct experiments on the Single-Chip Cloud Computer (SCC), an experimental many-core processor developed by Intel. The paper first introduces the run-time monitoring infrastructure and the application suite we have designed for an in-depth evaluation of the SCC. We provide an extensive analysis quantifying the effects of frequency perturbations on performance and energy efficiency. Experimental results show that run-time communication patterns lead to significant differences in power/performance tradeoffs in many-core systems with MPI.