Proceedings of the 27th annual international symposium on Computer architecture
Communications of the ACM
Memory Controller Optimizations for Web Servers
Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture
Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors
Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture
Operating System Concepts
Mini-rank: Adaptive DRAM architecture for improving memory power efficiency
Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Future scaling of processor-memory interfaces
Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis
Improving memory bank-level parallelism in the presence of prefetching
Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Micro-pages: increasing DRAM efficiency with locality-aware data placement
Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems
Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior
MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
Adaptive granularity memory systems: a tradeoff between storage efficiency and throughput
Proceedings of the 38th annual international symposium on Computer architecture
Memory access pattern-aware DRAM performance model for multi-core systems
ISPASS '11 Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software
Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era
Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
Reducing memory interference in multicore systems via application-aware memory channel partitioning
Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
Balancing DRAM locality and parallelism in shared memory CMP systems
HPCA '12 Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture
Multicore is bad news for supercomputers
IEEE Spectrum
A software memory partition approach for eliminating bank-level interference in multicore systems
Proceedings of the 21st international conference on Parallel architectures and compilation techniques
Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems
| Hi-index | 0.00 |
Multi-core systems equip a huge size of main memory that consists of a large number memory banks. To fully utilize the capability of multi-core, memory banks can be accessed by multiple cores in parallel without bank conflicts that cause significant performance degradation. In this paper, we investigate how the page frame allocation decision of operating systems affects the bank conflicts. When an operation system decides to allocate page frames mapped into the same bank to the different cores, the accesses to these page frames by the cores incur the bank conflicts. In general, the page frame allocation schemes used by operating systems can be classified into two groups according to the allocation patterns, namely sequential and random. Using the simulation-based experiments, we analyze the effects of the two patterns on the bank conflicts under different number of cores and banks. The analysis discloses that the sequential allocation performs worse than the random allocation due to the correlated conflict and bank congestion. We also discuss several issues such as bank isolation and individual frame management that can be used effectively for implementing memory parallelism-aware page frame allocation schemes in operating systems.