Strategies for the integration of hardware and software IP components in embedded systems-on-chip
Integration, the VLSI Journal - Special issue: IP and design reuse
A Cohesive FPGA-Based System-on-Chip Design Curriculum
MSE '05 Proceedings of the 2005 IEEE International Conference on Microelectronic Systems Education
IEEE Transactions on Software Engineering
FPGA-Based Embedded System Education
ETCS '09 Proceedings of the 2009 First International Workshop on Education Technology and Computer Science - Volume 01
Customized Exposed Datapath Soft-Core Design Flow with Compiler Support
FPL '10 Proceedings of the 2010 International Conference on Field Programmable Logic and Applications
Multiprocessor System-on-Chip (MPSoC) Technology
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
| Hi-index | 0.00 |
This paper presents our experiences in using FPGA in teaching System-on-Chip design in Tampere University of Technology. We had a major reform on our courses and, most notably, chose a common HW platform which is used in 11 courses. It has proved good that most exercises are mandatory and bonus points are awarded for good work. In order to manage the schedules, larger projects have been partitioned by the teachers into smaller tasks and pairwork is allowed. Automated testbenches, reuse, startup examples were very useful. As a result, we observed increased motivation among students and better learning outcomes. The schedule slippages were reduced, although both teachers and students still underestimate the required time and effort. Moreover, we introduce 15 student projects where FPGA platform was also used. Some of the most innovative topics were suggested by students themselves, such as games. In the future, more effort is needed is finalizing the project works for easier reuse and setting up a common repository.