Towards a parallel debugging framework for the massively multi-threaded, step-synchronous REPLICA architecture

Authors:
Jari-Matti Mäkelä;Ville Leppänen;Martti Forsell
Affiliations:
University of Turku, Finland;University of Turku, Finland;VTT, Oulu, Finland
Venue:
Proceedings of the 14th International Conference on Computer Systems and Technologies
Year:
2013

Citing 10
Cited 0

How to emulate shared memory

Journal of Computer and System Sciences
An introduction to parallel algorithms

An introduction to parallel algorithms
DDD—a free graphical front-end for UNIX debuggers

ACM SIGPLAN Notices
Practical Pram Programming

Practical Pram Programming
A Scalable High-Performance Computing Solution for Networks on Chips

IEEE Micro
Parallelism in random access machines

STOC '78 Proceedings of the tenth annual ACM symposium on Theory of computing
Implementation Techniques for a Parallel Relative Debugger

PACT '96 Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques
Configurable emulated shared memory architecture for general purpose MP-SOCs and NOC regions

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
Design of the Language Replica for Hybrid PRAM-NUMA Many-core Architectures

ISPA '12 Proceedings of the 2012 IEEE 10th International Symposium on Parallel and Distributed Processing with Applications
Multi-core Portability Abstraction

IPDPSW '12 Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum

Quantified Score

Hi-index	0.00

Visualization

Abstract

Modern chip-multiprocessors pack an increasing amount of computational cores with each generation. Along with new computational power comes a problem of managing a large pool of active threads. Traditional debuggers often deal with concurrency style multi-threading with emphasis on a single thread. The problem of thread management when debugging parallel programs is analyzed and solutions are suggested. A related debugging framework for the massively multi-threaded, synchronous REPLICA architecture is proposed.