Hardware architectures for MSP430-based wireless sensor nodes performing elliptic curve cryptography

Authors:
Erich Wenger
Affiliations:
Institute for Applied Information Processing and Communications, Graz University of Technology, Graz, Austria
Venue:
ACNS'13 Proceedings of the 11th international conference on Applied Cryptography and Network Security
Year:
2013

Citing 17
Cited 0

Exponentiation cryptosystems on the IBM PC

IBM Systems Journal
Resistance against Differential Power Analysis for Elliptic Curve Cryptosystems

CHES '99 Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems
Fast Multiplication on Elliptic Curves over GF(2m) without Precomputation

CHES '99 Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems
Architectural Extensions for Elliptic Curve Cryptography over GF(2^m ) on 8-bit Microprocessors

ASAP '05 Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors
Elliptic curve cryptography-based access control in sensor networks

International Journal of Security and Networks
TinyECC: A Configurable Library for Elliptic Curve Cryptography in Wireless Sensor Networks

IPSN '08 Proceedings of the 7th international conference on Information processing in sensor networks
Elliptic-Curve-Based Security Processor for RFID

IEEE Transactions on Computers
ECC Is Ready for RFID --- A Proof in Silicon

Selected Areas in Cryptography
Software Implementation of Pairing-Based Cryptography on Sensor Networks Using the MSP430 Microcontroller

INDOCRYPT '09 Proceedings of the 10th International Conference on Cryptology in India: Progress in Cryptology
NanoECC: testing the limits of elliptic curve cryptography in sensor networks

EWSN'08 Proceedings of the 5th European conference on Wireless sensor networks
Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage

Proceedings of the Conference on Design, Automation and Test in Europe
Guide to Elliptic Curve Cryptography

Guide to Elliptic Curve Cryptography
Memory-constrained implementations of elliptic curve cryptography in co-Z coordinate representation

AFRICACRYPT'11 Proceedings of the 4th international conference on Progress in cryptology in Africa
Hardware/Software co-design of public-key cryptography for SSL protocol execution in embedded systems

ICICS'09 Proceedings of the 11th international conference on Information and Communications Security
An updated survey on secure ECC implementations: attacks, countermeasures and cost

Cryptography and Security
Exploring the design space of prime field vs. binary field ECC-Hardware implementations

NordSec'11 Proceedings of the 16th Nordic conference on Information Security Technology for Applications
Handbook of Elliptic and Hyperelliptic Curve Cryptography, Second Edition

Handbook of Elliptic and Hyperelliptic Curve Cryptography, Second Edition

Quantified Score

Hi-index	0.00

Visualization

Abstract

Maximizing the battery lifetime of wireless sensor nodes and equipping them with elliptic curve cryptography is a challenge that requires new energy-saving architectures. In this paper, we present an architecture that drops a hardware accelerator between CPU and RAM. Thus neither the CPU nor the data memory need to be modified. In a detailed comparison with a software-only and a dedicated hardware architecture, we show that the drop-in concept is smaller than the dedicated hardware module, while achieving similarly fast runtimes. Most interesting for micro-chip manufacturers is that only 4 kGE of chip area need to be committed for the dedicated drop-in accelerator.