Energy recovery and logical reversibility in adiabatic CMOS multiplier

Authors:
Ismo Hänninen;Hao Lu;Craig S. Lent;Gregory L. Snider
Affiliations:
Center for Nano Science and Technology, University of Notre Dame, Notre Dame, IN;Center for Nano Science and Technology, University of Notre Dame, Notre Dame, IN;Center for Nano Science and Technology, University of Notre Dame, Notre Dame, IN;Center for Nano Science and Technology, University of Notre Dame, Notre Dame, IN
Venue:
RC'13 Proceedings of the 5th international conference on Reversible Computation
Year:
2013

Citing 3
Cited 0

Computer Arithmetic Algorithms

Computer Arithmetic Algorithms
Irreversibility and heat generation in the computing process

IBM Journal of Research and Development
Logical reversibility of computation

IBM Journal of Research and Development

Quantified Score

Hi-index	0.00

Visualization

Abstract

Overcoming the IC power challenge requires signal energy recovery, which can be achieved utilizing adiabatic charging principles and logically reversible computing in the circuit design. This paper demonstrates the energy-efficiency of a Bennett-clocked adiabatic CMOS multiplier via a simulation model. The design is analyzed on the logic gate level to determine an estimate for the number of irreversible bit erasures occurring in a combinatorial implementation, showing considerable potential for minimizing the logical information loss.