Modeling and analyzing timing faults in transaction level SystemC programs

  • Authors:

  • Reza Hajisheykhi;Ali Ebnenasir;Sandeep Kulkarni

  • Affiliations:

  • Michigan State University, East Lansing, Michigan;Michigan Technological University, Houghton, Michigan;Michigan State University, East Lansing, Michigan

  • Venue:
  • Proceedings of the Sixth International Workshop on Network on Chip Architectures
  • Year:
  • 2013

Quantified Score

Hi-index 0.00

Visualization

Abstract

Since SoC (System on Chip) and NoC (Network on Chip) systems are getting more complex everyday, they are subject to different types of faults including timing faults. Timing has a significant importance in NoC systems. However, their fault-affected models are not studied extensively. In this paper, we present a method for modeling and analyzing timing faults in SystemC Transaction Level Modeling (TLM) programs. The proposed method includes three steps, namely timed model extraction, fault modeling and timed model checking. We use UPPAAL timed automata to formally model the SystemC TLM programs and monitor how the models behave in the presence of timing faults. We analyze our method using a case study. This case study utilizes loosely-timed coding style, which has a loose dependency between timing and data.