A new algorithm for the design of stable higher order single loop sigma delta analog-to-digital converters

Authors:
S. R. Kadivar;D. Schmitt-Landsiedel;H. Klar
Affiliations:
Siemens AG, R&D, ZFE T ME 2, Munich, Germany and Technical University of Berlin, Germany;Siemens AG, R&D, ZFE T ME 2, Munich, Germany;Technical University of Berlin, Germany
Venue:
ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Year:
1995

Citing 2
Cited 2

Digital control system analysis and design (2nd ed.)

Digital control system analysis and design (2nd ed.)
Analog Interfaces for Digital Signal Processing Systems

Analog Interfaces for Digital Signal Processing Systems

Stability Analysis of ΔΣ Modulators Using Wavelets

Analog Integrated Circuits and Signal Processing
An automated high-level topology generation procedure for continuous-time ΣΔ modulator

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Abstract: This paper presents a new algorithm to attain optimized network scaling in single loop, 1 bit Sigma Delta Analog 1d Digital Converters (SD ADC) of order three or more. The algorithm is based on a novel mathematical description of stability and performance criteria of the SD ADC and on the application of nonlinear interactive optimization techniques. The feasibility of the new algorithm has been confirmed in practical implementations. The method brings new insight on the correlation between system stability, performance, system order and the choice of the network scaling. Our method is extendible to cascaded SD as well as SD based on filter topologies.