An investigation of the performance of various instruction-issue buffer topologies

Authors:
Stéphan Jourdan;Pascal Sainrat;Daniel Litaize
Affiliations:
Institut de Recherche en Informatique de Toulouse, Université Toulouse III, 118 route de Narbonne, 31062 Toulouse, France;Institut de Recherche en Informatique de Toulouse, Université Toulouse III, 118 route de Narbonne, 31062 Toulouse, France;Institut de Recherche en Informatique de Toulouse, Université Toulouse III, 118 route de Narbonne, 31062 Toulouse, France
Venue:
Proceedings of the 28th annual international symposium on Microarchitecture
Year:
1995

Checkpoint repair for out-of-order execution machines

ISCA '87 Proceedings of the 14th annual international symposium on Computer architecture
An investigation of the performance of various dynamic scheduling techniques

MICRO 25 Proceedings of the 25th annual international symposium on Microarchitecture
IBM Power and PowerPC

IBM Power and PowerPC
Exploring configurations of functional units in an out-of-order superscalar processor

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Implementation trade-offs in using a restricted data flow architecture in a high performance RISC microprocessor

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Implementation of precise interrupts in pipelined processors

ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
A technique to determine power-efficient, high-performance superscalar processors

HICSS '95 Proceedings of the 28th Hawaii International Conference on System Sciences

Multiple-block ahead branch predictors

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems

Hi-index	0.00