Axioms for memory access in asynchronous hardware systems
ACM Transactions on Programming Languages and Systems (TOPLAS) - The MIT Press scientific computation series
M68000: 16/32-bit microprocessor: programmer's reference manual (4th ed.)
M68000: 16/32-bit microprocessor: programmer's reference manual (4th ed.)
Software-controlled caches in the VMP multiprocessor
ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
A class of compatible cache consistency protocols and their support by the IEEE futurebus
ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
Multiprocessor cache synchronization: issues, innovations, evolution
ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
Memory access buffering in multiprocessors
ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
An implementation independent approach to cache memories
ACM SIGARCH Computer Architecture News
Fundamentals of operating systems (5th ed.)
Fundamentals of operating systems (5th ed.)
Implementing a cache consistency protocol
ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
ACM Computing Surveys (CSUR)
The notions of consistency and predicate locks in a database system
Communications of the ACM
MC 68020 32-Bit Microprocessor User's Manual
MC 68020 32-Bit Microprocessor User's Manual
A Discipline of Programming
Computer Architecture and Parallel Processing
Computer Architecture and Parallel Processing
Using cache memory to reduce processor-memory traffic
ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
Dynamic decentralized cache schemes for mimd parallel processors
ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture
A low-overhead coherence solution for multiprocessors with private cache memories
ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture
An economical solution to the cache coherence problem
ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture
| Hi-index | 0.00 |
This paper presents a discussion of the cacheability of lock variables in tightly coupled multiprocessor systems with private cache memories. It shows that lock operations can give rise to a problem even when the requirement for a memory scheme to be coherent is met. This problem is called the lock consistency problem.Several solutions are presented to overcome this problem using standard instructions like test-and-set, and optionally a dedicated unlock (or reset) instruction meant to be used for lock-variables exclusively. The feasibility of these solutions depends on the kind of the interconnection network used (i.e., circuit switching or packet switching) and on how a cache memory may get exclusiveness of a block containing a lock-variable.Finally, it Is shown that the lock consistency problem may be solved independently from the cache consistency problem by distinguishing between lock-blocks and non-lock-blocks, facilitating a separation of concerns.