Design and Implementation of a Joint Data Compression and Digital Watermarking System in an MPEG-2 Video Encoder

  • Authors:
  • Tsung-Han Tsai;Chih-Yen Wu;Chih-Lun Fang

  • Affiliations:
  • Department of Electrical Engineering, National Central University, Taiwan, Republic of China;Department of Electrical Engineering, National Central University, Taiwan, Republic of China;Department of Electrical Engineering, National Central University, Taiwan, Republic of China

  • Venue:
  • Journal of Signal Processing Systems
  • Year:
  • 2014

Quantified Score

Hi-index 0.00

Visualization

Abstract

With the rapid distribution of digital video capture devices, significant videos can be captured effortlessly. The captured videos are often saved in moving pictures expert group-2 (MPEG-2) format. To prove copyright ownership, applying watermarking in MPEG-2 videos is necessary. However, little research has been devoted to the watermarking design not only for the spatial domain but also for the frequency domain and the realization of watermarking hardware. Thus, a joint data compression and watermarking system with configurable spatial and frequency domain embedding, and its very large scale integrated circuit (VLSI) architecture is presented in this paper. First, after analyzing the characteristics of videos, a novel watermarking system with two number-based keys and a shuffled image is built. It is based on the spread spectrum techniques and adaptive human visual system (AHVS). With a consideration of the cost and easiness of use, the proposed system is realized as blind detection which can dispense without the storage of the original-multimedia data. Second, the efficient VLSI architecture of our approach is designed. Various subjective and objective evaluations are performed for watermarking analysis. From the evaluation, it is realized that the system can achieve robust watermarking with high flexibility for joint data compression and low hardware complexity. Various attacks and comparisons also show the efficiency of the proposed watermarking scheme. Furthermore, the VLSI synthesis results demonstrate the high performance of the proposed architecture. Thus, the proposed system is adequate for a specific function intellectual property (IP) combined with a real-time video capture and a surveillance system.