Design of Analog CMOS Integrated Circuits
Design of Analog CMOS Integrated Circuits
| Hi-index | 0.00 |
A new open loop, high resolution CMOS sample and hold (S/H) circuit is introduced in this article. This circuit is constructed based on a new method which leads to a great reduction in dependency of the storing charge of the holding capacitors to the charge injection of transistors. It is a combination of dummy switches and auxiliary capacitors in order to decrease the voltage spikes that are produced during the sampling mode. Due to the high linearity feature of our proposed design in comparison with previous works, it is reached to a great improvement in signal to noise and distortion ratio up to about 15 dB and it's ENOB is equivalent with about 16 bits. Another advantages of our proposed design are it's lower power dissipation and it's high input voltage range. Also the optimum functionality of our proposed circuit does not damaged by the threshold voltage's variations in different corners. As our proposed S/H circuit has been designed in open loop structure, it is suitable for high speed applications.