Design of a high speed logic engine for distributed decision support systems

Authors:
Alakananda Bhattacharya;Amit Konar;Ajit K. Mandal
Affiliations:
Department of Electronics and Tele-communication Engineering, Jadavpur University, Calcutta-700 032, India;Department of Electronics and Tele-communication Engineering, Jadavpur University, Calcutta-700 032, India;Department of Electronics and Tele-communication Engineering, Jadavpur University, Calcutta-700 032, India
Venue:
Intelligent Decision Technologies
Year:
2007

Citing 20
Cited 0

A Predicate-Transition Net Model for Parallel Interpretation of Logic Programs

IEEE Transactions on Software Engineering
High-Speed CAM-Based Architecture for a Prolog Machine (ASCA)

IEEE Transactions on Computers
Proof Procedure and Answer Extraction in Petri Net Model of Logic Programs

IEEE Transactions on Software Engineering
Computational Efficiency of Parallel Combinatorial OR-Tree Searches

IEEE Transactions on Software Engineering
Parallel problem solving

Parallel algorithms for machine intelligence and vision
An operational semantics of ANDOR-II, a parallel logic programming language with AND- and OR- parallelism

Proceedings of the UK/Japan workshop on Concurrency : theory, language, and architecture: theory, language, and architecture
Integration of expert systems and database management systems: an extended disjunctive normal form approach

Information Sciences: an International Journal
Artificial intelligence: a modern approach

Artificial intelligence: a modern approach
Mathematical methods in artificial intelligence

Mathematical methods in artificial intelligence
Optimal granularity of parallel evaluation of AND trees

ACM '86 Proceedings of 1986 ACM Fall joint computer conference
Artificial intelligence and soft computing: behavioral and cognitive modeling of the human brain

Artificial intelligence and soft computing: behavioral and cognitive modeling of the human brain
Parallel Logic Programming

Parallel Logic Programming
Computer Architecture and Parallel Processing

Computer Architecture and Parallel Processing
Operating System Concepts

Operating System Concepts
High-Level Petri Net Model of Logic Program with Negation

IEEE Transactions on Knowledge and Data Engineering
An Extended Petri Net Model for Normal Logic Programs

IEEE Transactions on Knowledge and Data Engineering
Mapping Datalog Program Execution to Networks of Processors

IEEE Transactions on Knowledge and Data Engineering
Uncertainty Management in Expert Systems Using Fuzzy Petri Nets

IEEE Transactions on Knowledge and Data Engineering
A High-Level Petri Net for Goal-Directed Semantics of Horn Clause Logic

IEEE Transactions on Knowledge and Data Engineering
Parallel and Distributed Logic Programming: Towards the Design of a Framework for the Next Generation Database Machines (Studies in Computational Intelligence)

Parallel and Distributed Logic Programming: Towards the Design of a Framework for the Next Generation Database Machines (Studies in Computational Intelligence)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The paper provides a new approach to designing a massively parallel logic engine for automated reasoning in a distributed decision support system. The design includes extension of classical linear resolution of first order logic clauses by multi-resolution, where a set of clauses can be resolved concurrently without sacrificing any inference, thereby speeding-up the execution of a logic program. The speed-up and utilization rate of resources are used as the performance evaluation metric to compare the performance of the proposed system with the classical one. A high level logic architecture of the proposed multi-resolution system is presented to explore possible parallelism and pipelining among the tasks, thus determining the execution time of typical logic programs. Possible application of the proposed system in query evaluation of a logic program based database systems is also introduced.