A discussion on non-blocking/lockup-free caches

Authors:
Samson Belayneh;David R. Kaeli
Affiliations:
Department of Electrical and Computer Engineering, Northeastern University, Boston, MA;Department of Electrical and Computer Engineering, Northeastern University, Boston, MA
Venue:
ACM SIGARCH Computer Architecture News
Year:
1996

Citing 2
Cited 1

Complexity/performance tradeoffs with non-blocking loads

ISCA '94 Proceedings of the 21st annual international symposium on Computer architecture
Computer architecture (2nd ed.): a quantitative approach

Computer architecture (2nd ed.): a quantitative approach

Hardware-software trade-offs in a direct Rambus implementation of the RAMpage memory hierarchy

Proceedings of the eighth international conference on Architectural support for programming languages and operating systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In our previous contribution in the June 1996 issue of CAN, we presented a discussion on lockup-free caches. The article raised a couple of issues with the audience, which we will attempt to address in this addendum.