Mapping 3-D IIR digital filter onto systolic arrays

Authors:
F. El-Guibaly;A. Tawfik
Affiliations:
-;-
Venue:
Multidimensional Systems and Signal Processing
Year:
1996

Citing 0
Cited 2

Processor Array Architectures for Deep Packet Classification

IEEE Transactions on Parallel and Distributed Systems
A hierarchical design methodology for full-search block matching motion estimation

Multidimensional Systems and Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract