Sreeranga Prasannakumar Rajan
Univ. of British Columbia, Canada
From VHDL to efficient and first-time-right designs: a formal approach
ACM Transactions on Design Automation of Electronic Systems (TODAES)