An O(n) algorithm for transistor stacking with performance constraints
DAC '96 Proceedings of the 33rd annual Design Automation Conference
Analog Device-Level Layout Automation
Analog Device-Level Layout Automation
Optimum CMOS stack generation with analog constraints
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Hi-index | 0.00 |