Supercomputer performance evaluation and the Perfect Benchmarks

Authors:
George Cybenko;Lyle Kipp;Lynn Pointer;David Kuck
Affiliations:
Center for Supercomputing Research and Development, University of Illinois at Urbana Champaign, 305 Talbot Lab, 104 S. Wright St., Urbana, IL;Center for Supercomputing Research and Development, University of Illinois at Urbana Champaign, 305 Talbot Lab, 104 S. Wright St., Urbana, IL;Center for Supercomputing Research and Development, University of Illinois at Urbana Champaign, 305 Talbot Lab, 104 S. Wright St., Urbana, IL;Center for Supercomputing Research and Development, University of Illinois at Urbana Champaign, 305 Talbot Lab, 104 S. Wright St., Urbana, IL
Venue:
ICS '90 Proceedings of the 4th international conference on Supercomputing
Year:
1990

Citing 2
Cited 36

Computer benchmarking: paths and pitfalls

IEEE Spectrum
Machine Characterization Based on an Abstract High-Level Language Machine

IEEE Transactions on Computers

Benchmark Characterization

Computer - Special issue on experimental research in computer architecture
A software coherence scheme with the assistance of directories

ICS '91 Proceedings of the 5th international conference on Supercomputing
Practical dependence testing

PLDI '91 Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation
Interprocedural transformations for parallel code generation

Proceedings of the 1991 ACM/IEEE conference on Supercomputing
Comparison and analysis of software and directory coherence schemes

Proceedings of the 1991 ACM/IEEE conference on Supercomputing
A comprehensive approach to parallel data flow analysis

ICS '92 Proceedings of the 6th international conference on Supercomputing
Optimizing for parallelism and data locality

ICS '92 Proceedings of the 6th international conference on Supercomputing
An effective write policy for software coherence schemes

Proceedings of the 1992 ACM/IEEE conference on Supercomputing
Array privatization for shared and distributed memory machines (extended abstract)

ACM SIGPLAN Notices - Workshop on languages, compilers and run-time environments for distributed memory multiprocessors
Managing pages in shared virtual memory systems: getting the compiler into the game

ICS '93 Proceedings of the 7th international conference on Supercomputing
Toward a methodology of optimizing programs for high-performance computers

ICS '93 Proceedings of the 7th international conference on Supercomputing
The effectiveness of decoupling

ICS '93 Proceedings of the 7th international conference on Supercomputing
Using virtual lines to enhance locality exploitation

ICS '94 Proceedings of the 8th international conference on Supercomputing
Cache interference phenomena

SIGMETRICS '94 Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems
Beyond induction variables: detecting and classifying sequences using a demand-driven SSA form

ACM Transactions on Programming Languages and Systems (TOPLAS)
Extracting task-level parallelism

ACM Transactions on Programming Languages and Systems (TOPLAS)
Compiling and optimizing for decoupled architectures

Supercomputing '95 Proceedings of the 1995 ACM/IEEE conference on Supercomputing
Gated SSA-based demand-driven symbolic analysis for parallelizing compilers

ICS '95 Proceedings of the 9th international conference on Supercomputing
A quantitative analysis of loop nest locality

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
Improving single-process performance with multithreaded processors

ICS '96 Proceedings of the 10th international conference on Supercomputing
Design Issues in Division and Other Floating-Point Operations

IEEE Transactions on Computers
Quantifying loop nest locality using SPEC'95 and the perfect benchmarks

ACM Transactions on Computer Systems (TOCS)
HPFBench: a high performance Fortran benchmark suite

ACM Transactions on Mathematical Software (TOMS)
On Interaction between Interconnection Network Design and Latency Hiding Techniques in Multiprocessors

The Journal of Supercomputing
Benchmarking with Real Industrial Applications: The SPEC High-Performance Group

IEEE Computational Science & Engineering
A Cache Visualization Tool

Computer
An Implementation of Interprocedural Bounded Regular Section Analysis

IEEE Transactions on Parallel and Distributed Systems
Region Analysis: A Parallel Elimination Method for Data Flow Analysis

IEEE Transactions on Software Engineering
Stride-directed Prefetching for Secondary Caches

ICPP '97 Proceedings of the international Conference on Parallel Processing
A Critique of ESP

IPDPS '00/JSSPP '00 Proceedings of the Workshop on Job Scheduling Strategies for Parallel Processing
An Efficient Technique of Instruction Scheduling on a Superscalar-Based Mulprocessor

IPPS '97 Proceedings of the 11th International Symposium on Parallel Processing
Software assistance for data caches

HPCA '95 Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture
A Comprehensive Dynamic Processor Allocation Scheme for Multiprogrammed Multiprocessor Systems

ICPP '00 Proceedings of the Proceedings of the 2000 International Conference on Parallel Processing
Interprocedural parallelization analysis in SUIF

ACM Transactions on Programming Languages and Systems (TOPLAS)
Conference Report: CONPAR 90 - VAPP IV

Parallel Computing
Paper: Scientific benchmark characterizations

Parallel Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

In the past three years, the Perfect BenchmarkTM Suite has evolved from a supercomputer performance evaluation plan, presented by Kuck and Sameh at the 1987 International Conference on Supercomputing, to a vigorous international activity. This paper surveys the current state of this supercomputer performance evaluation effort with particular focus on the adopted methodology. While there has been considerable success in achieving the goals of the plan, some issues remain unresolved, and new questions have surfaced.