Using ZPL to develop a parallel chaos router simulator

Authors:
Wilkey Richardson;Mary L. Bailey;William H. Sanders
Affiliations:
Department of Electrical and Computer Engineering, University of Arizona, Tucson, AZ;Computer Science Department, University of Arizona, Tucson, AZ;Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL
Venue:
WSC '96 Proceedings of the 28th conference on Winter simulation
Year:
1996

Citing 3
Cited 2

The Chaos Router

IEEE Transactions on Computers
Data Ensemles in Orca C

Proceedings of the 5th International Workshop on Languages and Compilers for Parallel Computing
ZPL: An Array Sublanguage

Proceedings of the 6th International Workshop on Languages and Compilers for Parallel Computing

ZPL: A Machine Independent Programming Language for Parallel Computers

IEEE Transactions on Software Engineering - Special issue on architecture-independent languages and software tools for parallel processing
The Case for High-Level Parallel Programming in ZPL

IEEE Computational Science & Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper reports on our experience in writing a parallel version of a chaos router simulator using the new data driven parallel language ZPL. The simulator is a large program that tests the capabilities of ZPL. The (parallel) ZPL program is compared with the existing serial implementation on two very different architectures: a 16-processor Intel Paragon and a cluster of eight Alpha work stations. On the Paragon, the simulator performs best when simulating medium- to large-sized routers, and on the Alpha cluster, it performs best when simulating large routers. Thus a user can choose the parallel platform best suited to the router size.