IEEE Transactions on Software Engineering
A Generalized Timed Petri Net Model for Performance Analysis
IEEE Transactions on Software Engineering
IEEE Transactions on Computers
Coloured Petri Nets: a high level language for system design and analysis
APN 90 Proceedings on Advances in Petri nets 1990
An architecture design and assessment system for software/hardware codesign
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
ACM Computing Surveys (CSUR)
Guest Editor's Overview… Queuing Network Models of Computer System Performance
ACM Computing Surveys (CSUR)
The Codesign of Embedded Systems: A Unified Hardware/Software Representation
The Codesign of Embedded Systems: A Unified Hardware/Software Representation
Digital Design with VERILOG HDL
Digital Design with VERILOG HDL
A Hardware-Software Codesign Methodology for DSP Applications
IEEE Design & Test
Timed Petri nets and preliminary performance evaluation
ISCA '80 Proceedings of the 7th annual symposium on Computer Architecture
The RASSP Program: Origin, Concepts, and Status: An Introduction to the Issue
Journal of VLSI Signal Processing Systems - Special issue on the rapid prototyping of application specific signal processors (RASSP) program
The construction of a retargetable simulator for an architecture template
Proceedings of the 6th international workshop on Hardware/software codesign
| Hi-index | 0.00 |
Performance modeling of network architectures has been an integralpart of network systems design for decades. As signal processing systemarchitectures become more and more complex, models of computationalperformance are becoming an important part of the architectural designprocess. This paper will describe performance modeling, both in general,and within the context of the RASSP system design process.