The massively parallel processing system JUMP-1

Authors:
Shinji Tomita;Hidehiko Tanaka;Yoichi Muraoka;Makoto Amamiya;Nobuo Saito
Affiliations:
Kyoto Univ., Japan;Univ. of Tokyo, Tokyo, Japan;Waseda Univ., Japan;Kyushu Univ., Japan;Keio Univ., Japan
Venue:
The massively parallel processing system JUMP-1
Year:
1996

Citing 0
Cited 4

An I/O network architecture of the distributed shared-memory massively parallel computer JUMP-1

ICS '97 Proceedings of the 11th international conference on Supercomputing
Recursive Diagonal Torus: An Interconnection Network for Massively Parallel Computers

IEEE Transactions on Parallel and Distributed Systems
The performance of SNAIL-2 (a SSS-MIN connected multiprocessor with cache coherent mechanism)

Parallel Computing
The performance of SNAIL-2 (a SSS-MIN connected multiprocessor with cache coherent mechanism)

Parallel Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract