Low threshold CMOS circuits with low standby current

Authors:
Mircea R. Stan
Affiliations:
University of Virginia, Electrical Engineering Department, Charlottesville, VA
Venue:
ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Year:
1998

Citing 1
Cited 6

Transistor sizing issues and tool for multi-threshold CMOS technology

DAC '97 Proceedings of the 34th annual Design Automation Conference

Circuit-level techniques to control gate leakage for sub-100nm CMOS

Proceedings of the 2002 international symposium on Low power electronics and design
Design methodology for fine-grained leakage control in MTCMOS

Proceedings of the 2003 international symposium on Low power electronics and design
Elements of low power design for integrated systems

Proceedings of the 2003 international symposium on Low power electronics and design
Standby leakage reduction in nanoscale CMOS VLSI circuits

Proceedings of the International Conference and Workshop on Emerging Trends in Technology
An ARM perspective on addressing low-power energy-efficient SoC designs

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
Power gating applied to MP-SoCs for standby-mode power management

Proceedings of the 50th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multi-Voltage CMOS (MVCMOS) is a design methodology for very low power supply voltages that uses low-threshold transistors in series with the supply rails. The control voltages on the gating transistors need to be outside of the Vdd - Vss range (hence the name MVCMOS) in order to reduce the standby current, but the resulting circuits operate at lower supply voltages and have a lower area overhead than the previously proposed Multi-Threshold CMOS (MTCMOS).