DECOMPOSER: a synthesizer for systolic systems

Authors:
Pao-Po Hou;Robert Michael Owens;Mary Jane Irwin
Affiliations:
Department of Computer Science, The Pennsylvania State University, University Park, PA;Department of Computer Science, The Pennsylvania State University, University Park, PA;Department of Computer Science, The Pennsylvania State University, University Park, PA
Venue:
DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Year:
1988

Citing 6
Cited 0

Digit-Pipelined Arnthmetic as Illustrated by the Paste-Up System: A Tutorial

Computer
A design methodology for synthesizing parallel algorithms and architectures

Journal of Parallel and Distributed Computing
An overview of the Penn State design system

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
The arithmetic cube

IEEE Transactions on Computers
The Generation of a Class of Multipliers: Synthesizing Highly Parallel Algorithms in VLSI

IEEE Transactions on Computers
Automatic synthesis of systolic arrays from uniform recurrent equations

ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

A tool for synthesizing systolic systems is introduced. Given a hierarchical specification of the computations to be performed and hints as to how these computations are to be performed, this tool generates an analysis of the hardware required to do the computations. The computations are specified as directed acyclic graphs and the hints tell the temporal and topological relationships of each computation. The systolic system is synthesized by traversing the graph and marking each computation with a processor name and a time stamp. This tool, called DECOMPOSER, is the newest entry in a tool set currently under development at Penn State [IO1]. Its output can subsequently be fed to the remaining tools in the tool set to generate a VLSI fabrication description of the systolic system.