An overview of the Penn State design system

Authors:
R. M. Owens;M. J. Irwin
Affiliations:
Department of Computer Science, Penn State University, University Park, PA;Department of Computer Science, Penn State University, University Park, PA
Venue:
DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Year:
1987

Citing 4
Cited 3

Digit-Pipelined Arnthmetic as Illustrated by the Paste-Up System: A Tutorial

Computer
Mesh arrays and LOGICIAN: a tool for their efficient generation

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
The arithmetic cube

IEEE Transactions on Computers
VLSI Signal Processing; A Bit-Serial Approach

VLSI Signal Processing; A Bit-Serial Approach

Mesh arrays and LOGICIAN: a tool for their efficient generation

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
ELM-A Fast Addition Algorithm Discovered by a Program

IEEE Transactions on Computers
DECOMPOSER: a synthesizer for systolic systems

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper overviews a CAD system under development at Penn State which will allow fast and near optimal implementation of a restricted class of VLSI architectures. Our target architectures are hierarchical mesh extensions of systolic meshes. Our target applications are primarily in the signal processing domain. The primitive components, at the lowest level in the mesh hierarchy, are one of the unique features of our target architectures. The CAD system under development includes: a tool for target architecture decomposition into primitive components, a tool for multi-level logic reduction for the primitive components; a tool for automatic gate placement within a primitive component; a tool for component placement within the target architecture; a high-level simulation tool; and a layout verification tool.