Retrospective: a low-overhead coherence solution for multiprocessors with private cache memories

Authors:
Janak H. Patel
Affiliations:
Coordinated Science Laboratory, University of Illinois at Urbana-Champaign, Urbana, IL
Venue:
25 years of the international symposia on Computer architecture (selected papers)
Year:
1998

Citing 3
Cited 0

Using cache memory to reduce processor-memory traffic

ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
A multiple stream microprocessor prototype system: AMP-1

ISCA '80 Proceedings of the 7th annual symposium on Computer Architecture
Processor-memory interconnections for multiprocessors

ISCA '79 Proceedings of the 6th annual symposium on Computer architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract