CMOS analog circuit stack generation with matching constraints

Authors:
Ravindranath Naiknaware;Terri Fiez
Affiliations:
School of Electrical Engineering and Computer Science, Washington State University, P.O. Box 642752, Pullman, WA;School of Electrical Engineering and Computer Science, Washington State University, P.O. Box 642752, Pullman, WA
Venue:
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Year:
1998

Graphs & digraphs (2nd ed.)

Graphs & digraphs (2nd ed.)
An O(n) algorithm for transistor stacking with performance constraints

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Synthesis tools for mixed-signal ICs: progress on frontend and backend strategies

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Optimum CMOS stack generation with analog constraints

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Hi-index	0.00