The EPAC architecture: an expert cell approach to field programmable analog devices
Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays
Behavioral synthesis of field programmable analog array circuits
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Hi-index | 0.00 |
This paper describes the architectural configuration and various design trade-offs of the Electrically Programmable Analog Circuit (EPAC^TM), an expert-cell approach to meeting the market needs for an analog counterpart to the digital FPGA. The paper provides an overview of the technology, discusses architectural issues, and describes the internal operation of the first commercial EPAC devices. The paper concludes with various application examples and performance measurements.