ProperSYN: a portable parallel algorithm for logic synthesis

Authors:
Kaushik De;Balkrishna Ramkumar;Prithviraj Banerjee
Affiliations:
Center for Reliable & High-Perf, Computing Coordinated Science Laboratory, University of Illinois, Urbana, IL;Dept. of Electrical & Computer Engg, 3406 Engineering Building, University of Iowa, Iowa City, IA;Center for Reliable & High-Perf, Computing Coordinated Science Laboratory, University of Illinois, Urbana, IL
Venue:
ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Year:
1992

Logic verification algorithms and their parallel implementation

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
A parallel PLA minimization program

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
ProperCAd: A Portable Object-Oriented Parallel Environment for VLSI CAD

ICCD '92 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors
Multilevel logic network synthesis system, sylon-xtrans and read-only memory minimization procedure, minrom

Multilevel logic network synthesis system, sylon-xtrans and read-only memory minimization procedure, minrom

Hi-index	0.00