Potentials of chip-package co-design for high-speed digital applications

Authors:
Gerhard Tröster
Affiliations:
Electronics Laboratory, ETH Zürich, Switzerland
Venue:
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Year:
1999

Citing 4
Cited 1

Modeling and Optimizing the Costs of Electronic Systems

IEEE Design & Test
A Case for Intelligent RAM

IEEE Micro
Area I/O's Potential for Future Processor Systems

IEEE Micro
Seamless High Off-Chip Connectivity

IPDI '98 Proceedings of the IEEE Symposium on IC/Package Design Integration

The WearARM Modular, Low-Power Computing Core

IEEE Micro

Quantified Score

Hi-index	0.00

Visualization

Abstract