A low power variable length decoder for MPEG-2 based on nonuniform fine-grain table partitioning

Authors:
Seong Hwan Cho;Thucydides Xanthopoulos;Anantha P. Chandrakasan
Affiliations:
Massachusetts Institute of Technology, Cambridge;Massachusetts Institute of Technology, Cambridge;Massachusetts Institute of Technology, Cambridge
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
1999

Citing 0
Cited 6

Statistically optimized asynchronous barrel shifters for variable length codecs

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
A 124.8Msps, 15.6mW field-programmable variable-length codec for multimedia applications

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Priority-based heading one detector in H.264/AVC decoding

EURASIP Journal on Embedded Systems
Low-power bitstream-residual decoder for H.264/AVC baseline profile decoding

EURASIP Journal on Embedded Systems
Multiple-layer scalable video coding technology based on MB-level data partition for wireless sensor networking

Computer Communications
Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on adaptive power management for energy and temperature-aware computing systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Variable length coding is a widely used technique in digital video compression systems. Previous work related to variable length decoders (VLDs) was primarily aimed at high throughput applications, but the increased demand for portable multimedia systems has made power a very important factor. In this paper, a data-driven variable length decoding architecture is presented, which exploits the signal statistics of variable length codes to reduce power. The approach uses fine-grain lookup table (LUT) partitioning to reduce switched capacitance based on codeword frequency. The complete VLD for MPEG-2 has been fabricated and consumes 530 /spl mu/W at 1.35 V with a video rate of 48-M discrete cosine transform samples/s using a 0.6-/spl mu/m CMOS technology. More than an order of magnitude power reduction is demonstrated without performance loss compared to a conventional parallel decoding scheme with a single LUT.