VAX vector architecture

Authors:
Dileep Bhandarkar;Richard Brunner
Affiliations:
Digital Equipment Corporation, Boxboro, Massachusetts;Digital Equipment Corporation, Boxboro, Massachusetts
Venue:
ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Year:
1990

Citing 2
Cited 4

VAX architecture reference manual (2nd ed.)

VAX architecture reference manual (2nd ed.)
The CRAY-1 computer system

Communications of the ACM - Special issue on computer architecture

SPIRE: streaming processing with instructions release element

ACM SIGARCH Computer Architecture News
Introducing a New Cache Design into Vector Computers

IEEE Transactions on Computers
A Comparative Analysis of Cache Designs for Vector Processing

IEEE Transactions on Computers
Cache Refill/Access Decoupling for Vector Machines

Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture

Quantified Score

Hi-index	0.01

Visualization

Abstract

The VAX Architecture has been extended to include an integrated, register-based vector processor. This extension allows both high-end and low-end implementations and can be supported with only small changes by VAX/VMS and VAX/ULTRIX operating systems. The extension is effectively exploited by the new vectorizing capabilities of VAX FORTRAN. Features of the VAX Vector Architecture and the design decisions which make it a consistent extension of the VAX Architecture are discussed.