Hierarchical multistage interconnection network for shared-memory multiprocessor system

Authors:
Chang-hoon Choi;Sung-chun Kim
Affiliations:
Department of Computer Science, Sogang University, #1 Sinsoo-Dong Mapo-Gu, Seoul, 121-742, Korea;Department of Computer Science, Sogang University, #1 Sinsoo-Dong Mapo-Gu, Seoul , 121-742, Korea
Venue:
SAC '97 Proceedings of the 1997 ACM symposium on Applied computing
Year:
1997

Citing 4
Cited 1

Interconnection networks for large-scale parallel processing: theory and case studies

Interconnection networks for large-scale parallel processing: theory and case studies
The technology of parallel processing: parallel processing architectures and VLSI hardware (vol. 1)

The technology of parallel processing: parallel processing architectures and VLSI hardware (vol. 1)
A New Routing Algorithm for a Class of Rearrangeable Networks

IEEE Transactions on Computers
Advanced Computer Architecture: Parallelism,Scalability,Programmability

Advanced Computer Architecture: Parallelism,Scalability,Programmability

Modelling and performance study of finite-buffered blocking multistage interconnection networks supporting natively 2-class priority routing traffic

Journal of Network and Computer Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract