Itanium processor clock design

Authors:
Utpal Desai;Simon Tam;Robert Kim;Ji Zhang;Stefan Rusu
Affiliations:
Intel Corporation, M/S SC12-502, 2200 Mission College Blvd, Santa Clara, CA;Intel Corporation, M/S SC12-502, 2200 Mission College Blvd, Santa Clara, CA;Intel Corporation, M/S SC12-502, 2200 Mission College Blvd, Santa Clara, CA;Intel Corporation, M/S SC12-502, 2200 Mission College Blvd, Santa Clara, CA;Intel Corporation, M/S SC12-502, 2200 Mission College Blvd, Santa Clara, CA
Venue:
ISPD '00 Proceedings of the 2000 international symposium on Physical design
Year:
2000

A yield improvement methodology using pre- and post-silicon statistical clock scheduling

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
ReCycle:: pipeline adaptation to tolerate process variation

Proceedings of the 34th annual international symposium on Computer architecture

Hi-index	0.00