Low-power design of decimation filters for a digital IF receiver

Authors:
Brian A. White;Mohamed I. Elmasry
Affiliations:
Univ. of Waterloo, Waterloo, Ont., Canada;Univ. of Waterloo, Waterloo, Ont., Canada
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low-power electronics and design
Year:
2000

Citing 0
Cited 3

Design of Down-Sampling Processors for Radio Communications

Analog Integrated Circuits and Signal Processing
Sample rate conversion filter design for multi-standard software radios

Digital Signal Processing
A power-efficient tunable narrow-band digital front end for bandpass sigma-delta ADCs in digital FM receivers

IEEE Transactions on Circuits and Systems II: Express Briefs

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents low-power design techniques at the architectural level for design of decimation filters in a digital IF receiver for wide-area wireless data networks. A multimode decimation filter design implementing both Mobitex and Ardis networks is described. The power is reduced by a factor of 1422 and the area reduced by a factor of 7.85 compared to an optimized single-mode two-stage design. A new multistage decimation filter design tool is also presented, which compares alternative architectures on figures of merit which the low-power designer can map into technology-dependent area and power costs.