An operation rearrangement technique for power optimization in VLIM instruction fetch

Authors:
D. Shin;J. Kim;N. Chang
Affiliations:
School of Computer Science and Engineering, Seoul National University;School of Computer Science and Engineering, Seoul National University;School of Computer Science and Engineering, Seoul National University
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2001

Citing 0
Cited 4

DSPxPlore: design space exploration methodology for an embedded DSP core

Proceedings of the 2004 ACM symposium on Applied computing
Dynamic functional unit assignment for low power

The Journal of Supercomputing
Reducing dynamic and leakage energy in VLIW architectures

ACM Transactions on Embedded Computing Systems (TECS)
A Novel instruction stream buffer for VLIW architectures

Computers and Electrical Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract