New Self-Checking Booth Multipliers
International Journal of Applied Mathematics and Computer Science - Selected Problems of Computer Science and Control
Hi-index | 0.00 |
The basic drawback of parity prediction arithmetic operators is that they may not be fault secure for single faults. In a recent work we have proposed a theory for achieving fault secure design for parity prediction multipliers and dividers. This paper has not considered the case of Booth multipliers using operand recoding. This case is analyzed here. Parity prediction logic and fault secure implementation for this scheme is derived.