A high performance RNS multiply-accumulate unit

Authors:
A. P. Preethy;Damu Radhakrishnan;Amos Omondi
Affiliations:
Department of Computer Science, Georgia State University, 30 Pryor St., SE 750 Atlanta, GA;Department of Electrical and Computer Engineering, State University of New York, 75 S. Manheim Blvd., New Paltz, New York;School of Computer Engineering, Nanyang Technological, University, Nanyang Ave., Singapore 639798
Venue:
GLSVLSI '01 Proceedings of the 11th Great Lakes symposium on VLSI
Year:
2001

Residue number system arithmetic: modern applications in digital signal processing

Residue number system arithmetic: modern applications in digital signal processing
High speed and ultra-low power 16×16 MAC deisgn using TG techniques for web-based multimedia system

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Processor Elements for the Standard Cell Implementation of Residue Number Systems

ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors

Hi-index	0.00