A design methodology for low-power heterogeneous reconfigurable digital signal processors
A design methodology for low-power heterogeneous reconfigurable digital signal processors
IEEE Pervasive Computing
Journal of VLSI Signal Processing Systems
Optimizing near-ML MIMO detector for SDR baseband on parallel programmable architectures
Proceedings of the conference on Design, automation and test in Europe
Energy Aware Algorithm and Implementation of SDR Oriented HSDPA Chip Level Equalizer
Journal of Signal Processing Systems
A system level algorithmic approach toward energy-aware SDR baseband implementations
ICC'09 Proceedings of the 2009 IEEE international conference on Communications
Energy Aware Signal Processing for Software Defined Radio Baseband Implementation
Journal of Signal Processing Systems
Hi-index | 0.00 |