A nonseparable VLSI architecture for two-dimensional discrete periodized wavelet transform

  • Authors:
  • King-Chu Hung;Yao-Shan Hung;Yu-Jung Huang

  • Affiliations:
  • I-Shou Univ., Taiwan, China;I-Shou Univ., Kaohsiung County, Taiwan;Chung Shan Institute of Science and Technology, Taiwan

  • Venue:
  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • Year:
  • 2001

Quantified Score

Hi-index 0.00

Visualization

Abstract

A modified two-dimensional (2-D) discrete periodized waelet transform (DPWT) based on the homeomorphic high-pass filter and the 2-D operator correlation algorithm is developed in this paper. The advantages of this modified 2-D DPWT are that it can reduce the multiplication counts and the complexity of boundary data processing in comparison to other conventional 2-D DPWT for perfect reconstruction. In addition, a parallel-pipeline architecture of the nonseparable computation algorithm is also proposed to implement this modified 2-D DPWT. This architecture has properties of noninterleaving input data, short bus width request, and short latency. The analysis of the finite precision performance shows that nearly half of the bit length can be saved by using this nonseparable computation algorithm. The operation of the boundary data processing is also described in detail. In the three-stage decomposition of an N x N image, the latency is found to be N2 + 2N + 18.