Regularization of hierarchical VHDL-AMS models using bipartite graphs

Authors:
Jochen Mades;Manfred Glesner
Affiliations:
Infineon Technologies AG, Munich, Germany;Institute of Microelectronic Systems, Darmstadt University of Technology, Germany
Venue:
Proceedings of the 39th annual Design Automation Conference
Year:
2002

Citing 2
Cited 1

Data Structures and Algorithms

Data Structures and Algorithms
An Open VHDL-AMS Simulation Framework

BMAS '00 Proceedings of the 2000 IEEE/ACM international workshop on Behavioral modeling and simulation

Rules for analog and mixed-signal VHDL-AMS modeling

Languages for system specification

Quantified Score

Hi-index	0.00

Visualization

Abstract