R. W. Hartenstein;A. Hirschbiel;M. Weber
Kaiserslautern Univ., Kaiserslautern, W. Germany;Kaiserslautern Univ., Kaiserslautern, W. Germany;Kaiserslautern Univ., Kaiserslautern, W. Germany
VLSI Architectures for Neural Networks
IEEE Micro
Performance Analysis in CoDe-X Partitioning for Structural Programmable Accelerators
CODES '97 Proceedings of the 5th International Workshop on Hardware/Software Co-Design